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Abstract—This paper reports the analysis of a voltage bal-
ancing technique based on optimal switching transitions for a
flying capacitor (FC) multilevel converter using phase disposition
pulse-width modulation. Since multiple switching transitions
between two consecutive voltage levels may be available, such
a redundancy is used to regulate the FC voltages at their desired
levels. For the selection of the transitions, two techniques are
studied and compared in terms of capacitor voltage ripples and
switching frequencies. In the first technique, called optimum tran-
sition voltage balancing technique, the transitions between two
consecutive voltage levels that produce high switching frequencies
are avoided. On the other hand, all the transitions between
consecutive levels are considered in the second technique. It is
therefore called unrestricted voltage balancing technique. Study
analyses are conducted by simulation considering all the possible
modulation indices and load power factors.
Index Terms—Multilevel converter; Flying capacitor converter;
Voltage control; Switching transition; Pulse-width modulation.
I. INTRODUCTION
The flying capacitor (FC) multilevel converter [1] has
attracted significant interest in the recent years. The main
challenge associated with multilevel FC converters is the
voltage balancing of the FCs. For the three-level FC converter,
the control of the FCs voltages is relatively simple; it can be
performed independently per each phase by simply alternating
the two available redundant switching states. A similar voltage
balancing technique can be applied to FC converters with
a higher number of levels (n > 3). However, in this case
there are more redundant states to deal with, and also more
FCs voltages to be controlled. Each redundant state produces
different effects on the charging/discharging the capacitor
voltages. Subsequently, controlling the voltages across the
capacitors becomes a challenge.
There are many voltage balancing techniques found in the
literature for FC multilevel converters. They can be classified
into two main categories. The first capacitor voltage balancing
techniques are based on the natural balancing mechanism of
the converter and therefore they operate in open loop [2]–
[11]. Those techniques are mostly based on modifying the
phases and shapes of the carriers. Although those techniques
usually perform well, the balancing dynamic depends on the
loading conditions. Furthermore, they may fail to retain the FC
voltage levels if there are nonlinearities or asymmetries in the
system. The voltage balancing mechanism can be accentuated
by means of external circuits [5], [6], which usually consist of
RLC filters. In [5], a comparison between phase disposition
pulse-width modulation (PD-PWM) and phase-shifted pulse-
width modulation (PS-PWM) is made, where PD-PWM shows
better voltage balancing dynamic. However, the addition of
extra passive components makes the system unreliable and
large. Moreover, some additional power losses are produced in
the filter and also in the converter transistors due to additional
ripples in the currents.
A second group of solutions makes use of active schemes to
achieve voltage balance in the FCs [12]–[18]. The balancing
techniques are based on changing the PWM switching patterns
for the capacitor voltage balance. In [12], the voltage balancing
technique is integrated in a direct torque control strategy for
motor drive applications. The solution of voltage balancing
discussed in [13] is based on an exact linearization and is
attractive for dc-dc conversion applications. In [14], a voltage
balancing technique for a five-level multilevel FC converter is
introduced using corrected modulation waveforms by means of
adding a square-shaped signal. Nonetheless, the output voltage
is affected. In [15], the proposed algorithm uses redundant
switching states to adjust the time of the switching functions;
however, the algorithm is based on PS-PWM, which produces
line-to-line voltages of inferior spectrum quality than PD-
PWM [5]. In [16], a proportional integral (PI) controller is
used to compensate for the voltage errors in the FCs. However,
the dynamic of the system in balancing the capacitor voltages
using PI controllers is slower compared to the selection of
optimal redundant states in the modulation [17]. Furthermore,
tuning of the PI parameters is required [20], and it becomes
difficult for converters with a high number of levels. For
converters with a number of levels higher than three (n > 3),
the authors in [16] suggest delaying the measured capacitor
voltage signals to regulate the FC voltages, yet this technique
is based on a trial and error. In [17], the voltage balancing
control is based on space-vector modulation (SVM) by select-
ing the appropriate redundant switching states. This voltage
balancing technique is very effective. The authors however do
not perform any switching frequency analysis for the proposed
voltage balancing technique and neither have they evaluated
the spectrum of the output voltages. A similar voltage balanc-
ing approach is conducted in [18] using a cost function but in
this case under PD-PWM. The average switching frequencies
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Fig. 1. Scheme of a five-level FC VSC.
of the power devices and the output voltage spectra are
determined using triangle and sawtooth carriers. A significant
amount of switching frequency of the power devices is reduced
when using sawtooth carriers. An improved voltage balancing
technique is reported in [19], called optimum transition voltage
balancing (OTVB) technique, which is based on selecting the
best transitions for capacitor voltage balance, besides avoiding
those transitions that produce high switching frequencies to
the power devices (non-optimal transitions). A significant
reduction in the switching frequency of the power devices is
achieved when compared with the voltage balancing technique
presented in [18].
This paper is a continuation of the previous work reported
in [19], where the OTVB technique based on minimum
transitions between consecutive states was presented. The main
objective of this paper is to evaluate and compare the OTVB
technique, that avoids the use of non-optimal transitions, with
a similar one where the non-optimal transitions are consid-
ered. The second one is called unrestricted transition voltage
balancing (UTVB) technique. The analysis is performed by
comparing both techniques in terms of average switching
frequencies of the power devices and FC voltage ripples.
In the analysis, all the possible modulation indices [0, 1]
and load power factors ranges [−1, 1] are considered and
some interesting merits and demerits on both techniques are
reported.
The rest of the paper is organized as follows. Section II
describes the operating principle of a FC converter. In Sec-
tion III, the OTVB and UTVB voltage balancing techniques
are introduced. In Section IV, switching frequencies on the
power devices and capacitor voltage ripples are studied and
compared. Finally, the conclusions are summarized in Sec-
tion V.
II. OPERATING PRINCIPLES OF THE FC CONVERTER
Fig. 1 shows a phase-leg of a five-level FC VSC, which
integrates three FCs. The subscript x is used for the phase
identification x = {a, b, c}. During normal operation, the
mean voltage values of the FCs Cx1, Cx2, and Cx3, should
be maintained at Vdc/4, Vdc/2, and 3Vdc/4, respectively,
where Vdc is the voltage of the dc bus. Consequently, the
voltage across each switch is only one quarter of the dc-
link voltage. The switch control function is defined as sxy ,
TABLE I
FIVE-LEVEL FC CONVERTER: VOLTAGE LEVELS, SWITCHING STATES,
FC CURRENTS, AND EFFECTS ON THE FC VOLTAGES
Output Switching States FC Currents FC voltages
Voltage
Level
sx4 sx3 sx2 sx1 (State) iCx3 iCx2 iCx1 vCx3 vCx2 vCx1(vx0)
5 Vdc 1 1 1 1 {15} 0 0 0 x x x
4 3Vdc
4
1 1 1 0 {14} 0 0 ix x x ↑
1 1 0 1 {13} 0 ix −ix x ↑ ↓
1 0 1 1 {11} ix −ix 0 ↑ ↓ x
0 1 1 1 {7} −ix 0 0 ↓ x x
3 Vdc
2
1 1 0 0 {12} 0 ix 0 x ↑ x
1 0 1 0 {10} ix −ix ix ↑ ↓ ↑
0 1 1 0 {6} −ix 0 ix ↓ x ↑
1 0 0 1 {9} ix 0 −ix ↑ x ↓
0 1 0 1 {5} −ix ix −ix ↓ ↑ ↓
0 0 1 1 {3} 0 −ix 0 x ↓ x
2 Vdc
4
1 0 0 0 {8} ix 0 0 ↑ x x
0 1 0 0 {4} −ix ix 0 ↓ ↑ x
0 0 1 0 {2} 0 −ix ix x ↓ ↑
0 0 0 1 {1} 0 0 −ix x x ↓
1 0 0 0 0 0 {0} 0 0 0 x x x
Note: The charging/discharging effects in the FCs are given
assuming that ix is positive (ix > 0) with the following
notation:
↑ Capacitor voltage increases
↓ Capacitor voltage decreases
x No change in the capacitor voltage
where y defines the particular switch in the phase-leg of the
FC converter (y = {1, ..., 4}). The switch control functions
can take two values sxy = {0, 1}, meaning “0” for switch
off and “1” for switch on. The switch pairs in each phase-leg
sx1 − s¯x1, sx2 − s¯x2, sx3 − s¯x3, and sx4 − s¯x4 operate in a
complementary manner.
Each phase of the converter can generate five output voltage
levels, i.e. 0, Vdc/4, Vdc/2, 3Vdc/4, and Vdc, with respect to
the dc negative rail “0”. Using Kirchhoffs voltage and current
laws, the line-to-ground voltage vx0 and the currents through
the FCs (iCx1, iCx2, and iCx3) can be written as:
vx0 = sx4Vdc + (sx3 − sx4)vCx3 + (sx2 − sx3)vCx2+
(sx1 − sx2)vCx1,
(1)
iCx1 = (sx2 − sx1)ix, (2)
iCx2 = (sx3 − sx2)ix, (3)
iCx3 = (sx4 − sx3)ix. (4)
Based on (1)-(4), the line-to-ground output voltage and FC
currents is determined for all switching states and shown in
Table I. The switching states are indicated by binary notation
representing the control functions of the upper switches of
the phase-leg. It can be seen in this table that the redun-
dant switching states for the voltage levels Vdc/4, Vdc/2, and
3Vdc/4 define different current paths through the FCs. Fig. 2
shows the possible transitions between consecutive voltage
levels, considering the sixteen switching states of a phase-
leg. As in Table I, the binary notation of the switch control
30000 {0}
vx0 = 0
0001 {1}
0010 {2}
0100 {4}
1000 {8}
0011 {3}
0101 {5}
1001 {9}
0110 {6}
1010 {10}
1100 {12}
0111 {7}
1011 {11}
1101 {13} 
1110 {14}
1111 {15}
vx0 = Vdc/4 vx0 = Vdc/2 vx0 = 3Vdc/4 vx0 = Vdc
Non-optimal Transitions
Fig. 2. Switching transitions between consecutive voltage levels.
functions is also represented by its decimal number within
curly brackets.
III. OTVB AND UTVB TECHNIQUES
A. Switching Transitions
Fig. 2 shows the switching transitions between consecutive
voltage levels of all the possible combinations of switching
states from 0000 {0} to 1111 {15}. The transitions between
two consecutive switching states shown by solid lines are
called optimum transitions, as those transitions involve chang-
ing only one bit. As a result, they produce the minimum
number of switching events. On the other hand, the transi-
tions between two consecutive switching states represented by
dashed lines are non-optimal, as two or more bits change. For
example, an optimal transition is produced when switching
between the states 0001 {1} and 0101 {5} (see Fig. 2), while
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Fig. 3. Sawtooth carriers in PD-PWM.
the transition between the states 0001 {1} and 0110 {6} is a
non-optimal. Hence, if the non-optimal transitions are chosen,
the switching frequencies of the power devices increase. Ad-
ditional switchings can be produced due to transitions within
the same voltage level. Nevertheless, those transitions can be
avoided by using sawtoothshaped carriers [18].
B. Transition Based Cost Function
The cost function is defined as [17], [18] :
Jxz =
1
2
n−2∑
j=1
Cxj(vCxj − V ∗Cxj)2, (5)
where x identifies the phase, and z is the switching state (z =
{0, ..., 15}). For example, Ja12 is the cost function calculated
for Phase a and Switching State 12, i.e. sa4=1, sa3=1, sa2=0,
and sa1=0 (or 1100). j is the index used for the identification
of each FC j = {1, 2, 3}, Cxj being a particular FC and V ∗Cxj
its reference voltage, and n is the number of levels (n=5 in
this paper).
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Fig. 4. Block diagram of the voltage balancing technique for a phase-leg of
a five-level FC converter using PD-PWM [19].
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Fig. 5. Average switching frequency analysis of the power devices using a frequency modulation index mf = 40: (a) OTVB technique, (b) UTVB technique,
and (c) average switching frequencies ratio OTVB/UTVB of the power devices.
The cost function of (5) is modified to select the optimum
switching transitions between two states of different voltage
level and is given as:
Jxsn1−sn2 = Jx,sn1dxi1 + Jx,sn2dxi2, (6)
where x identifies the phase (x = {a, b, c}), sn1 is the first
state, sn2 is the second state, dxi1 ∈ [0, 1] is the duty cycle of
the first state, and dxi2 ∈ [0, 1] is the duty cycle of the second
state. From Fig. 3, the duty cycle of an output voltage level
in PD-PWM can be obtained as follows:
for 2
i
n− 1 − 1 ≤ vxref ≤ 2
i + 1
n− 1 − 1 :
dxi = (i + 1)− (n− 1)vxref + 1
2
,
(7)
and for 2
i− 1
n− 1 − 1 ≤ vxref ≤ 2
i
n− 1 − 1 :
dxi = (n− 1)vxref + 1
2
− (x− 1),
(8)
where vxref is the modulation signal that ranges in the interval
[-1,1] under linear operation mode. The cost function of the
transitions between two different voltage levels is positively
defined, and if all the FC voltages are regulated at their
reference value, it becomes zero. Hence, in order to achieve
voltage balance, this cost function needs to be minimized
at any switching period. Thus, by differentiating (6), the
following expression is obtained:
d
dt
jxsn1−sn2 =
n−2∑
j=1
∆vCxj(iCxj,sn1dxi1 + iCxj,sn2dxi2) ≤ 0,
(9)
where iCxj,sn1 and iCxj,sn2 are the capacitor currents of the
corresponding states. They depend on the load currents and
the redundant switching states, as shown in Table I. ∆vCxj
are the voltage deviations of the FCs (∆vCxj = vCxj−V ∗Cxj).
C. OTVB Technique
When the modulator defines two particular voltage levels
for the following switching period, the cost function (9) is
evaluated for all the optimal switching transitions available be-
tween those levels. All the non-optimal transitions are skipped
in order to avoid over switching. The switching transition that
provides the minimum value to the cost function is selected.
Once the optimal switching transition is selected, the two
consecutive switching states are determined, which define the
gating signals of the transistors. The block diagram of the
voltage balance technique is shown in Fig. 4.
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Fig. 6. FC Voltage Ripples analysis, using mf = 40: (a) OTVB Technique, (b) UTVB Technique, and (c) FC voltage ripples ratio OTVB/UTVB.
D. UTVB Technique
The implementation process of the UTVB technique is the
same one as in the OTVB technique. The only difference
consist in that the non-optimal transitions are also considered
in the UTVB technique. The same block diagram shown in
Fig. 4 is used for the implementation of this technique.
IV. STUDY ANALYSIS
In this section, the proposed voltage balancing technique is
applied to a low-power five-level FC converter. The converter
is implemented in MATLAB/Simulink [22] using PLECS
blockset [23]. The OTVB and UTVB techniques are analysed
and compared. In the simulations, the dc voltage is Vdc =
100 V and a sinusoidal current source of Ixrms = 2A is
connected to the converter output. The value of the FCs is
Cxj = 220 µF. The fundamental and the carrier frequencies
are f = 50 Hz and fs = 2 kHz, respectively, i.e. a frequency
modulation index of mf = fs/f = 40.
Fig. 5(a) shows the average switching frequency of the
power devices using the OTVB technique. It is calculated as:
fsa,avg =
(fsa1 + fsa2 + fsa3 + fsa4)
4
, (10)
where fsay for y = {1, ..., 4} is the switching frequency
of the switch say . All possible relative current phase an-
gles and modulation indices have been considered in this
representation. In order to achieve the maximum amplitudes
of the output voltage fundamentals operating under linear
mode, a zero sequence has been added to the modulation
signals of the three-phase system. The zero sequence is given
by -(vxref max+vxref min)/2, where vxref max and vxref min
are the maximum and minimum instantaneous values of the
modulation signals of the three-phase system, respectively. As
it can be noticed from Fig. 5(a), the output current phase angle
does not significantly affect the average switching frequency.
It can be noted that with the OTVB technique the average
switching frequency of the power device is about 570 Hz for
high modulation indices and about 500 Hz for low modulation
indices. Fig. 5(b) shows the average switching frequency in
the case of UTVB. It can be observed that it is about 620
Hz for high modulation indices and 1000 Hz for low mod-
ulation indices. As in the UTVB technique the non-optimal
transitions are not avoided higher switching frequencies are
produced when compared with the OTVB technique. Fig. 5(c)
shows the switching frequency ratio of both voltage balancing
techniques, i.e. OTVB over UTVB, for all modulation indices
and load power factors. With the OTVB technique, there is a
reduction of the switching frequency of about 12% on average
for large modulation indices. Such a reduction in the switching
frequency is significantly larger for low modulation indices,
i.e. about 48%.
6Fig. 6(a) shows the amplitudes of the FC voltage ripples
using the OTVB technique. All possible relative current phase
angles and modulation indices have been considered in this
representation. A zero sequence has also been added to the
modulation signals of the three-phase system. As it can be
noticed from Fig. 6(a), the voltage ripple amplitudes increase
for low modulation indices. However, in Fig. 6(b), different
results have been observed using the UTVB technique, i.e.
the FC voltage ripple amplitudes decrease for low modulation
indices. Fig. 6(c) shows the FC voltage ripples ratio of OTVB
over UTVB. It can be remarked that with the OTVB technique
there is an increase in the voltage ripples of about 10 to 15%
on average for large modulation indices. Such an increase in
the voltage ripples becomes larger for low modulation indices.
In summary, using the OTVB technique a reduction of about
12% of the switching frequencies in the power devices for
large modulation indices can be achieved at the expense of
slightly increasing the FC voltage ripples. However for lower
modulation indices the reduction in the switching frequency is
even higher, i.e. 48%, yet the ripples increases. Hence, there is
a trade-off between the switching frequency reduction of the
power devices and an increase in the capacitor voltage ripples.
V. CONCLUSION
This paper shows a comparison study of two voltage bal-
ancing techniques applied to the FC converter. Both tech-
niques are based on evaluating a cost function to optimize
the transitions between two consecutive voltage levels. The
OTVB technique avoids the use of non-optimal transitions
i.e., those that produce more switching events to the power
devices, while the UTVB technique considers all the possible
transitions. The voltage balancing techniques are implemented
in a five-level FC converter. Study analysis showed that, for
large modulation indices, the average switching frequencies
of the power devices are reduced by about 12% and about
48% for low modulation indices, when using the OTVB
technique. This reduction comes at the cost of increasing
the FC voltage ripples. Hence, there is a trade-off between
achieving a reduction in the switching frequencies of the power
devices with an increase in the FC voltage ripples.
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